### Formal analysis of security models for critical systems: Virtualization platforms and mobile devices

**Carlos Luna** 

Grupo de Seguridad Informática, InCo Facultad de Ingeniería, Universidad de la República, Uruguay

イロト イポト イヨト イヨト

UNIVERSIDAD DE LA REPUBLICA

#### Formal analysis of security models for critical systems

Areas of safety-critical applications:

- Virtualization platforms
- Mobile devices
- Domain name systems



### Formal analysis of security models for critical systems

Areas of safety-critical applications:

- Virtualization platforms
- Mobile devices
- Domain name systems

#### Research projects involved:

- Mecanismos autónomos de seguridad certificados para sistemas computacionales móviles (ANII–Clemente Estable, Uruguay, 2015-2018);
- VirtualCert: Towards a Certified Virtualization Platform Phase II (UDELAR-CSIC I+D, Uruguay, 2013-2015);
- VirtualCert: Towards a Certified Virtualization Platform (ANII-Clemente Estable, PR-FCE-2009-1-2568, Uruguay, 2010-2012);

- Especificación Formal y Verificación de Sistemas Críticos (SeCyT-FCEIA ING266, UNR, Argentina, 2009-2010);
- STEVE: Security Through Verifiable Evidence (PDT 63/118, FCE 2006, DINACYT, Uruguay, 2007-2009);
- ReSeCo: Reliability and Security of Distributed Software Components (STIC-AMSUD, 2006-2009);

# The Calculus of (Co)Inductive Constructions (CIC) and Coq

CIC is an extension of the simple-typed lambda calculus with:

- Polymorphic types  $[(\lambda x \cdot x) : A \rightarrow A]$
- Higher-order types  $[A \rightarrow A : * : \Box]$
- Dependent types  $[(\lambda a : A \cdot f a) : (\forall a : A \cdot B_a)]$
- Implemented in Coq
   Type checker + Proof assistant
- Can encode higher-order predicate logic
- (Co)Inductive definitions

#### Curry-Howard isomorphism types ↔ propositions terms ↔ proofs

### Outline

VirtualCert: an idealized model of virtualization

▲□▶ ▲□▶ ▲ 三▶ ▲ 三▶ - 三 - のへぐ

- A certified idealized hypervisor
- Onclusion and work in progress

# Part I

## VirtualCert

### OS verification

- OS verification since 1970
  - Hand written proofs
  - Type systems and program logics
  - Proof assistants
- OS verification is the next frontier
  - Tremendous advances in proof assistant technology
  - PL verification is becoming ubiquitous
- Flagship projects:
  - L4.verified: formal verification of seL4 kernel (G. Klein et al, NICTA)
  - Hyper-V: formal verification of Microsoft hypervisor (E. Cohen et al, MSR)

イロト イポト イヨト イヨト ヨー のくぐ

## Virtualization

#### bare-metal hypervisors



- Allow several operating systems to coexist on commodity hardware
- Provide support for multiple applications to run seamlessly on the guest operating systems they manage
- Provide a means to guarantee that applications with different security policies can execute securely in parallel

イロト イポト イヨト イヨト ヨー のくぐ

## Virtualization

#### bare-metal hypervisors



- Allow several operating systems to coexist on commodity hardware
- Provide support for multiple applications to run seamlessly on the guest operating systems they manage
- Provide a means to guarantee that applications with different security policies can execute securely in parallel
- They are increasingly used as a means to improve system flexibility and security
  - protection in safety-critical and embedded systems
  - secure provisioning of infrastructures in cloud computing

Hypervisors are a priority target of formal specification and verification

### Motivation and challenge

Main focus of L4.verified and Hyper-V on functional correctness

- We focus on non-functional properties:
  - Isolation
  - Transparency
  - Availability (maximizing resources under constraints)

Both properties go beyond safety:

Isolation and transparency are 2-safety properties

(日)

Availability is a liveness property

### Motivation and challenge

Main focus of L4.verified and Hyper-V on functional correctness

- We focus on non-functional properties:
  - Isolation
  - Transparency
  - Availability (maximizing resources under constraints)

Both properties go beyond safety:

Isolation and transparency are 2-safety properties

(日)

- Availability is a liveness property
- We reason about classes of systems

### Idealized models vs. implementations

#### Reasoning about implementations

- Give the strongest guarantees
- Is feasible for *some* exokernels and hypervisors
- May be feasible for some baseline properties of some systems

- Is out of reach in general (Linux Kernel)
- May not be required for evaluation purposes

### Idealized models vs. implementations

#### Reasoning about implementations

- Give the strongest guarantees
- Is feasible for *some* exokernels and hypervisors
- May be feasible for some baseline properties of some systems
- Is out of reach in general (Linux Kernel)
- May not be required for evaluation purposes

#### Idealized models provide the right level of abstraction

- Many details of behavior are irrelevant for specific property
- Idealization helps comparing different alternatives
- Proofs are more focused, and achievable within reasonable time

### Our focus: Xen on ARM

A popular bare-metal hypervisor initially developed at U. Cambridge

#### Architecture

A computer running the Xen hypervisor contains three components:

- The Xen Hypervisor (software component)
- The privileged Domain (*Dom*0): privileged guest running on the hypervisor with direct hardware access and management responsibilities
- Multiple Unprivileged Domain Guests (*DomU*): unprivileged guests running on the hypervisor, and executing hypercalls (access to services mediated by the hypervisor)

#### Xen on ARM

- Suggested during initial collaboration with VirtualLogix (now Red Bend Software)
- In turn, determines some modelling choices, e.g. for the cache

### VirtualCert - Idealized model

- Abstract model written in Coq
- Focus on memory management
- Model of the hypervisor: based on Xen
- Model of the host machine: based on ARM

イロト イポト イヨト イヨト ヨー のくぐ

### Memory model

Machine Memory



▲□▶ ▲圖▶ ▲臣▶ ▲臣▶ ―臣 – 釣��

#### States

| State $\stackrel{\text{def}}{=} \{$ | active_os     | : os_ident,                                |
|-------------------------------------|---------------|--|
|                                     | aos_exec_mode | : exec_mode,                               |
|                                     | aos_activity  | : os_activity,                             |
|                                     | OSS           | $: os\_ident \mapsto os\_info,$            |
|                                     | hypervisor    | $: os\_ident \mapsto (padd \mapsto madd),$ |
|                                     | memory        | : madd $\mapsto$ page                      |
|                                     | cache         | : vadd $\mapsto_{size\_cache} page$ ,      |
|                                     | tlb           | : vadd $\mapsto_{size\_tlb}$ madd }        |

#### OS information and pages

 $os\_info \stackrel{\text{def}}{=} \{ curr\_page : padd, hcall : option Hyper\_call \} \\ page \stackrel{\text{def}}{=} \{ page\_content : content, page\_owned\_by : page\_owner \} \\ content \stackrel{\text{def}}{=} \{ RW (option Value) \mid PT (vadd \mapsto madd) \mid Other \} \\ page\_owner \stackrel{\text{def}}{=} \{ Hyp \mid Os (os\_ident) \mid No\_Owner \} \end{cases}$ 

### Execution: State transformers

| read va            | Guest OS reads virtual address va.   |
|--------------------|--|
| write va val       | Guest OS writes value val in va.   |
| read_hyper va      | Hypervisor reads virtual address va.   |
| write_hyper va val | Hypervisor writes value <i>val</i> in virtual address <i>va</i> .  |
| hcall c            | Guest OS requires privileged service <i>c</i> to the hypervisor.   |
| new o va pa        | Hypervisor extends <i>os</i> memory with $va \mapsto ma$ .   |
| del o va           | Hypervisor deletes mapping for <i>va</i> from current memory mapping of <i>o</i> .   |
| Iswitch o pa       | Hypervisor changes the current memory mapping of the ac-<br>tive OS, to be the one located at physical address <i>pa</i> . |
| switch o           | Hypervisor sets <i>o</i> to be the active OS.  |
| ret_ctrl           | Returns control to the hypervisor.   |
| chmod              | Hypervisor changes execution mode from supervisor to user mode, and gives control to the active OS.                        |
| page_pin o pa t    | Registers memory page of type <i>t</i> at address <i>pa</i> .  |
| page_unpin o pa    | Memory page at <i>pa</i> is un-registered.   |

### **Semantics**

Axiomatic specification

- **Pre-condition**  $Pre: State \rightarrow Action \rightarrow Prop$
- Post-condition  $Post : State \rightarrow Action \rightarrow State \rightarrow Prop$
- Focus on normal execution: no semantics for error cases
- Alternatives (write through/write back, replacement and flushing policies)
- One step execution:

$$s \stackrel{a}{\hookrightarrow} s' \stackrel{\text{def}}{=} valid\_state(s) \land Pre \ s \ a \land Post \ s \ a \ s'$$

Traces:

$$s_0 \xrightarrow{a_0} s_1 \xrightarrow{a_1} s_2 \xrightarrow{a_2} s_3 \dots$$

イロト イポト イヨト イヨト ヨー のくぐ

- Valid state:
  - invariant under execution
  - key to isolation results

#### Valid state

Ο ...

Many conditions, e.g:

- if the hypervisor or a trusted OS is running the processor must be in supervisor mode
- if an untrusted OS is running the processor must be in user mode
- all page tables of an OS *o* map accessible virtual addresses to pages owned by *o* and not accessible ones to pages owned by the hypervisor
- the current page table of any OS is owned by that OS
- any machine address *ma* which is associated to a virtual address in a page table has a corresponding pre-image, which is a physical address, in the hypervisor mapping

(日)

#### **Semantics**

#### Write Action

Pre s (write va val)  $\stackrel{\text{def}}{=} \exists ma, pg$ os\_accessible(va)  $\land$ s.aos\_activity = running  $\land$ va\_mapped\_to\_ma(s, va, ma)  $\land$ va\_mapped\_to\_pg(s, va, pg)  $\land$ is\_RW(pg)

Post s (write va val) s' 
$$\stackrel{\text{def}}{=}$$
  
let (new\_pg : page =  $\langle RW(Some val), pg.page\_owned\_by \rangle$ ) in  
 $s' = s \cdot \begin{bmatrix} memory := (s.memory[ma := new\_pg]), \\ cache := cache\_add(fix\_cache\_syn(s, s.cache, ma), va, new\_pg), \\ tlb := tlb\_add(s.tlb, va, ma) \end{bmatrix}$ 

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

#### Equivalence w.r.t. an OS

Two states  $s_1$  and  $s_2$  are *osi*-equivalent, written  $s_1 \equiv_{osi} s_2$ , iff:

- osi is the active OS in both states and the processor mode is the same, or the active OS is different to osi in both states
- Osi has the same hypercall in both states, or no hypercall in both states
- the current page tables of osi are the same in both states
- all page table mappings of *osi* that map a virtual address to a RW page in one state, must map that address to a page with the same content in the other
- the hypervisor mappings of *osi* in both states are such that if a given physical address maps to some RW page, it must map to a page with the same content on the other state

### **Isolation properties**

#### **Read isolation**

No OS can read memory that does not belong to it

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

### **Isolation properties**

#### **Read isolation**

No OS can read memory that does not belong to it

#### Write isolation

An OS cannot modify memory that it does not own



### **Isolation properties**

#### **Read isolation**

No OS can read memory that does not belong to it

#### Write isolation

An OS cannot modify memory that it does not own

OS isolation (on traces)

$$\forall (t_1 \ t_2 : Trace) \ (osi : os\_ident), \\ same\_os\_actions(osi, t_1, t_2) \rightarrow \\ (t_1[0] \equiv_{osi} t_2[0]) \rightarrow \\ \Box(\equiv_{osi}, t_1, t_2)$$

### Transparency

• A guest OS is unable to distinguish between executing together with other OSs and executing alone on the platform

▲□▶▲□▶▲□▶▲□▶ □ のQで

#### Transparency

- A guest OS is unable to distinguish between executing together with other OSs and executing alone on the platform
- Given a trace, erase all state components that do not correspond to *osi* and "silence" all actions not performed by *osi*
- Similar to isolation, but the execution of the OS must be valid in the erased trace

#### Lemmas

$$\forall (s: State), valid\_state(s) \rightarrow valid\_state(s \setminus_{osi}) \land s \equiv_{osi}^{w} s \setminus_{osi} \\ \forall (s s': State)(a: Action), s \stackrel{a}{\rightarrow} s' \rightarrow s \setminus_{osi} \stackrel{a \setminus_{osi}}{\longrightarrow} s' \setminus_{osi}$$

#### Theorem

$$\forall (t: Trace), t \approx_{osi}^{w} t \setminus_{osi}$$

### Availability

- IF the hypervisor only performs chmod actions whenever no hypercall is pending
- AND the hypervisor returns control to guest operating systems infinitely often
- THEN no OS blocks indefinitely waiting for its hypercalls to be attended

 $\forall (t: Trace), \neg hcall(t[0]) \rightarrow \\ \Box(chmod\_nohcall, t) \rightarrow \\ \Box(\Diamond \neg hyper\_running, t) \rightarrow \\ \Box(\Diamond \neg hcall, t)$ 

#### Fairness and other properties

- Does not guarantee that every OS will eventually get attended
- Many other policies may be considered

# Part II

# A certified idealized hypervisor

### Implementation in Coq

- We present an implementation of an hypervisor in the programming language of Coq
- The implementation is total, in the sense that it computes for every state and action a new state or an error. Thus, soundness is proved with respect to an extended axiomatic semantics in which transitions may lead to errors

(日)

#### Error management

#### $\underline{\textit{ErrorMsg}}: \textit{State} \rightarrow \textit{Action} \rightarrow \textit{ErrorCode} \rightarrow \textit{Prop}$

| Action       | Failure  | Error Code        |
|--------------|--|-------------------|
| write va val | $s.aos\_activity \neq running$   | wrong_os_activity |
|              | $\neg$ va_mapped_to_ma(s, va, ma)  | invalid_vadd      |
|              | $\neg os\_accessible(va)$  | no_access_va_os   |
|              | $\neg$ <i>is_RW</i> ( <i>s.memory</i> [ <i>ma</i> ]. <i>page_content</i> ) | wrong_page_type   |

Table: Preconditions and error codes

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□▶ ■ のへぐ

#### Executions with error management

$$\frac{valid\_state(s) \qquad Pre(s,a) \qquad Post(s,a,s')}{s \stackrel{a/ok}{\longrightarrow} s'}$$

$$\frac{valid\_state(s) \quad ErrorMsg(s, a, ec)}{s \xleftarrow{a/error \ ec}{s} s}$$

$$\begin{aligned} \textit{Response} \stackrel{\text{def}}{=} ok : \textit{Response} \\ | \textit{error} : \textit{ErrorCode} \rightarrow \textit{Response} \end{aligned}$$

#### Executions with error management

$$\begin{array}{ccc} valid\_state(s) & Pre(s,a) & Post(s,a,s') \\ s \xleftarrow{a/ok} s' \end{array}$$

$$valid\_state(s) \quad ErrorMsg(s, a, ec)$$

$$s \stackrel{a/error \ ec}{\longrightarrow} s$$

**Response** 
$$\stackrel{\text{def}}{=} ok : Response$$
  
 $| error : ErrorCode \rightarrow Response$ 

Lemma (Validity is invariant)

 $\forall (s \ s' : State)(a : Action)(r : Response),$  $valid\_state(s) \rightarrow s \xrightarrow{a/r} s' \rightarrow valid\_state(s')$ 

#### **Definition** step s a := **match** a with $| \dots \Rightarrow \dots$ $| Write va val \Rightarrow write\_safe(s, va, val)$ $| \dots \Rightarrow \dots$ end.

$$Result \stackrel{def}{=} \{resp : Response, st : State\}$$

・ロト・日本・日本・日本・日本・日本

### Execution of write action

**Definition** write\_safe (s : state) (va : vadd) (val : value) : Result := **match** write\_pre(s, va, val) with  $| Some \ ec \Rightarrow \langle error(ec), s \rangle$   $| None \Rightarrow \langle ok, write_post(s, va, val) \rangle$ end.

**Definition** write\_pre (s : state) (va : vadd) (val : value) : option ErrorCode := match  $get_os_ma(s, va)$  with None  $\Rightarrow$  Some invalid\_vadd Some ma  $\Rightarrow$  match page\_type(s.memory, ma) with Some RW  $\Rightarrow$  match *aos\_activity(s)* with Waiting  $\Rightarrow$  Some wrong\_os\_activity Running  $\Rightarrow$  if vadd\_accessible(s, va) then None else Some no access va os end  $\Rightarrow Some wrong_page_type$ end end. イロト イポト イヨト イヨト ヨー のくぐ

### Effect of write execution

```
Definition write_post (s : state) (va : vadd) (val : value) : state :=
  match s.cache[va] with
  | Value old_pg \Rightarrow
    let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in
    let val_ma := va_mapped_to_ma_system(s, va) in
    match val ma with
     | Value ma \Rightarrow
       s \cdot [mem := s.memory[ma := new_pg],
           cache := fcache\_add(fix\_cache\_syn(s, s.cache, ma), va, new\_pg)
     | Error \_ \Rightarrow s
    end
  | Error \_ \Rightarrow
    match s.tlb[va] with
     | Value ma \Rightarrow
       match s.memory[ma] with
       | Value old_pg \Rightarrow
         let new_pg := Page (RW_c (Some val)) (page_owned_by old_pg) in
         s \cdot [mem := s.memory[ma := new_pg],
              cache := fcache\_add(fix\_cache\_syn(s, s.cache, ma), va, new\_pg)]
       | Error \_ \Rightarrow s
       end
```

### Effect of write execution (II)

*Error*  $\_ \Rightarrow$ match *va\_mapped\_to\_ma\_currentPT*(s, va) with Value ma  $\Rightarrow$ match *s.memory*[*ma*] with | Value old\_pg  $\Rightarrow$ let new\_pg := Page (RW\_c (Some val)) (page\_owned\_by old\_pg) in  $s \cdot [mem := s.memory[ma := new_pg],$  $cache := fcache\_add(fix\_cache\_syn(s, s.cache, ma), va, new\_pg),$  $tlb := ftlb\_add(s.tlb, va, ma)$ ] Error  $\Rightarrow s$ end Error  $\Rightarrow s$ end end end.

イロト イポト イヨト イヨト ヨー のくぐ

#### Soundness

Theorem (Soundness of hypervisor implementation)

 $\forall (s: State) (a: Action), valid\_state(s) \rightarrow s \xrightarrow{a/step(s,a).resp} step(s,a).st$ 

(日)

#### Soundness

Theorem (Soundness of hypervisor implementation)

$$\forall (s: State) (a: Action), valid\_state(s) \rightarrow s \xrightarrow{a/step(s,a).resp} step(s,a).st$$

Lemma (Soundness of error execution)

$$\forall (s: State) (a: Action), \\ valid\_state(s) \rightarrow \neg Pre(s, a) \rightarrow \exists (ec: ErrorCode), \\ step(s, a).st = s \land step(s, a).resp = ec \land ErrorMsg(s, a, ec) \\ \end{cases}$$

#### Lemma (Soundness of valid execution)

$$\forall (s: State) (a: Action), valid\_state(s) \rightarrow Pre(s, a) \rightarrow s \xrightarrow{a/ok} step(s, a).st \land step(s, a).resp = ok$$

### Non-influencing execution (errors)

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□▶ ■ のへぐ

#### Traces

 $s_0 \stackrel{a_0/r_0}{\longleftrightarrow} s_1 \stackrel{a_1/r_1}{\longleftrightarrow} s_2 \stackrel{a_2/r_2}{\longleftrightarrow} s_3 \dots$ 

### Non-influencing execution (errors)

#### Traces

$$s_0 \xrightarrow{a_0/r_0} s_1 \xrightarrow{a_1/r_1} s_2 \xrightarrow{a_2/r_2} s_3 \dots$$

$$\begin{array}{c|c} t_1 \approx_{osi,cache,tlb} t_2 & \neg \ os\_action(s,a,osi) \\ \hline (s \stackrel{a/r}{\leftarrow} t_1) \approx_{osi,cache,tlb} t_2 \\ \hline t_1 \approx_{osi,cache,tlb} t_2 & \neg \ os\_action(s,a,osi) \\ \hline t_1 \approx_{osi,cache,tlb} (s \stackrel{a/r}{\leftarrow} t_2) \\ \hline t_1 \approx_{osi,cache,tlb} t_2 & os\_action(\{s_1,s_2\},a,osi) & s_1 \equiv_{osi}^{cache,tlb} s_2 \\ \hline (s_1 \stackrel{a/ok}{\leftarrow} t_1) \approx_{osi,cache,tlb} (s_2 \stackrel{a/ok}{\leftarrow} t_2) \end{array}$$

◆□> ◆□> ◆豆> ◆豆> ・豆 ・ 釣べで

### Non-influencing execution (errors)

#### Traces

$$s_0 \xrightarrow{a_0/r_0} s_1 \xrightarrow{a_1/r_1} s_2 \xrightarrow{a_2/r_2} s_3 \dots$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad \neg \text{ os}\_action(s, a, osi)}{(s \stackrel{a/r}{\longrightarrow} t_1) \approx_{osi,cache,tlb} t_2}$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad \neg \text{ os}\_action(s, a, osi)}{t_1 \approx_{osi,cache,tlb} (s \stackrel{a/r}{\longrightarrow} t_2)}$$

$$\frac{t_1 \approx_{osi,cache,tlb} t_2 \quad os\_action(\{s_1, s_2\}, a, osi) \quad s_1 \equiv_{osi}^{cache,tlb} s_2}{(s_1 \stackrel{a/ok}{\longrightarrow} t_1) \approx_{osi,cache,tlb} (s_2 \stackrel{a/ok}{\longrightarrow} t_2)}$$

#### Cache and TLB equivalences

$$s_1 \equiv \frac{cache,tlb}{osi} s_2$$
 iff  $s_1 \equiv_{osi} s_2 \land s_1 \equiv \frac{cache}{osi} s_2 \land s_1 \equiv \frac{tlb}{osi} s_2$ 

### OS isolation in execution traces (with errors) Theorem (OS isolation)

 $\forall (t_1 \ t_2 : Trace) (osi : os\_ident), \\ same\_os\_actions(osi, t_1, t_2) \rightarrow \\ (t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi,cache,tlb} t_2$ 

### OS isolation in execution traces (with errors) Theorem (OS isolation)

 $\forall (t_1 \ t_2 : Trace) (osi : os\_ident), \\ same\_os\_actions(osi, t_1, t_2) \rightarrow \\ (t_1[0] \equiv_{osi} t_2[0]) \rightarrow t_1 \approx_{osi,cache,tlb} t_2$ 

Lemma (Locally preserves unwinding lemma)

$$\forall (s \ s' : State) (a : Action) (r : Response) (osi : os\_ident), \neg os\_action(s, a, osi) \rightarrow s \xrightarrow{a/r} s' \rightarrow s \equiv_{osi}^{cache,tlb} s'$$

Lemma (Step-consistent unwinding lemma)

$$\forall (s_1 s'_1 s_2 s'_2 : State) (a : Action) (osi : os_ident), s_1 \equiv_{osi} s_2 \rightarrow os_action(s_1, a, osi) \rightarrow os_action(s_2, a, osi) \rightarrow s_1 \xrightarrow{a/ok} s'_1 \rightarrow s_2 \xrightarrow{a/ok} s'_2 \rightarrow s'_1 \equiv_{osi}^{cache,tlb} s'_2$$

# Part III

# **Conclusion and Work in Progress**

### Conclusion

- Our work shows that it is feasible to analyze formally models of safety-critical applications
- The Coq proof assistant is a useful tool for the verification of critical systems

### Conclusion

- Our work shows that it is feasible to analyze formally models of safety-critical applications
- The Coq proof assistant is a useful tool for the verification of critical systems

#### Virtualization platforms

- Formally verified idealized model of virtualization
- Machine-checked proofs of isolation, availability and transparency
- Certified functional specification of step execution with error handling (and extraction of prototype in a functional programming language)

#### Statistics

#### **Virtualization platforms**

Size of the Coq code corresponding to the core model:

| Model and basic lemmas   | 4.8kLOC  |
|--------------------------|----------|
| Valid state invariance   | 8.0kLOC  |
| Read and write isolation | 0.6kLOC  |
| OS Isolation             | 6.0kLOC  |
| Availability             | 1.0kLOC  |
| Total                    | 20.4kLOC |

- The extension with cache and TLB adds further 12kLOC
- The certified prototype of hypervisor adds further 20kLOC

### More...

- Extension of the virtualization model to use a VIPT cache and abstract replacement and write policies
- Using the model for reasoning about cache-based attacks and countermeasures

(日)

### More...

- Extension of the virtualization model to use a VIPT cache and abstract replacement and write policies
- Using the model for reasoning about cache-based attacks and countermeasures

#### Papers

- Barthe, G., Betarte, G., Campo, J., Luna, C., Pichardie, D.: System-level non-interference for constant-time cryptography. In: 21st ACM Conference on Computer and Communications Security (2014) 1267–1279;
- Barthe, G., Betarte, G., Campo, J.D., Chimento, J.M., Luna, C.: Formally verified implementation of an idealized model of virtualization. In TYPES 2013. Volume 26 of Leibniz International Proceedings in Informatics (LIPIcs)., Dagstuhl, Germany, Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik (2014) 45–63;
- Barthe, G., Betarte, G., Campo, J., Luna, C.: Cache-Leakage Resilient OS Isolation in an Idealized Model of Virtualization. In: IEEE 25th Computer Security Foundations Symposium (2012) 186–197;
- Barthe, G., Betarte, G., Campo, J., Luna, C.: Formally verifying isolation and availability in an idealized model of virtualization. In Butler, M., Schulte, W., eds.: Formal Methods 2011. Volume 6664 of LNCS, Springer-Verlag (2011) 231–245;

### Work in progress: mobile devices

#### Android

- Open-source operating system originally designed for mobile devices
- Developed by Google and the Open Handset Alliance (OHA)
- Multi-user Linux system in which each app is a different user

• Any app can invoke another app's functionalities

### Work in progress: mobile devices

#### Android

- Open-source operating system originally designed for mobile devices
- Developed by Google and the Open Handset Alliance (OHA)
- Multi-user Linux system in which each app is a different user
- Any app can invoke another app's functionalities

#### Permission system

- Permissions granting among applications (installation / access)
- Can be used until revocation
- Different delegation mechanisms

### Android security

#### Work in progress

 Formal analysis of security models for mobile devices: Android 4.x – 6.x

▲□▶▲□▶▲□▶▲□▶ □ のQで

- Vulnerability analysis
- A certified monitor

### Android security

#### Work in progress

- Formal analysis of security models for mobile devices: Android 4.x – 6.x
- Vulnerability analysis
- A certified monitor

#### Papers

- Betarte G., Campo J., Luna, C., Romano, A.: Formal Analysis of Android's Permission-Based Security Model. In: Scientific Annals of Computer Science 26(1):27–68 (2016);
- Betarte, G., Campo, J., Luna, C., Romano, A.: Verifying Android's Permission Model In: ICTAC 2015, 485–504 (2015).

Time for questions

# Questions? Comments?

▲□▶ ▲□▶ ▲□▶ ▲□▶ ▲□ ● ● ●

# Thanks!